



Welcome United States Patent and Trademark Office

☐ Search Results

[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)

Results for "((conditional &lt;and&gt; adder &lt;and&gt; carry &lt;and&gt; sum)&lt;in&gt;metadata)"

☒ e-mail

Your search matched 19 of 1154638 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» [View Session History](#)» [New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search


☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

- |                          |  |
|--------------------------|--|
| <input type="checkbox"/> | <b>1. A unified adder design</b><br>Yuke Wang; Parhi, K.K.;<br>Signals, Systems and Computers, 2001. Conference Record of the Thirty-Fifth Asilome<br>Volume 1, 4-7 Nov. 2001 Page(s):177 - 182 vol.1<br><a href="#">AbstractPlus</a>   Full Text: <a href="#">PDF(469 KB)</a> IEEE CNF  |
| <input type="checkbox"/> | <b>2. Superpipelined adder designs</b><br>Unwala, I.H.; Swartzlander, E.E., Jr.;<br>Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on<br>3-6 May 1993 Page(s):1841 - 1844 vol.3<br><a href="#">AbstractPlus</a>   Full Text: <a href="#">PDF(312 KB)</a> IEEE CNF   |
| <input type="checkbox"/> | <b>3. A reduced-area scheme for carry-select adders</b><br>Tyagi, A.;<br>Computers, IEEE Transactions on<br>Volume 42, Issue 10, Oct. 1993 Page(s):1163 - 1170<br><a href="#">AbstractPlus</a>   Full Text: <a href="#">PDF(760 KB)</a> IEEE JNL   |
| <input type="checkbox"/> | <b>4. Techniques for fast CMOS-based conditional sum adders</b><br>Lindkvist, H.; Andersson, P.;<br>Computer Design: VLSI in Computers and Processors, 1994. ICCD '94. Proceedings.,<br>International Conference on<br>10-12 Oct. 1994 Page(s):626 - 635<br><a href="#">AbstractPlus</a>   Full Text: <a href="#">PDF(592 KB)</a> IEEE CNF |
| <input type="checkbox"/> | <b>5. A fast binary adder with conditional carry generation</b><br>Jien-Chung Lo;<br>Computers, IEEE Transactions on<br>Volume 46, Issue 2, Feb. 1997 Page(s):248 - 253<br><a href="#">AbstractPlus</a>   <a href="#">References</a>   Full Text: <a href="#">PDF(360 KB)</a> IEEE JNL   |
| <input type="checkbox"/> | <b>6. Multiple-fault detection for the balanced and unbalanced conditional-sum adders</b><br>Arjhan, C.; Deshmukh, R.G.;<br>Southeastcon 2000. Proceedings of the IEEE<br>7-9 April 2000 Page(s):359 - 364<br><a href="#">AbstractPlus</a>   Full Text: <a href="#">PDF(288 KB)</a> IEEE CNF   |

- 7. **Efficient testing of optimal time adders**  
Becker, B.;  
Computers, IEEE Transactions on  
Volume 37, Issue 9, Sept. 1988 Page(s):1113 - 1121  
[AbstractPlus](#) | Full Text: [PDF\(796 KB\)](#) IEEE JNL
- 8. **64-bit low threshold voltage high-speed conditional carry adder by complementa transistor logic**  
Kuo-Hsing Cheng; Shun-Wen Cheng; Che-Yu Liao;  
VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on  
19-20 Feb. 2004 Page(s):233 - 236  
[AbstractPlus](#) | Full Text: [PDF\(428 KB\)](#) IEEE CNF
- 9. **On the study of logarithmic time parallel adders**  
Wen-Chang Yeh; Chein-Wei Jen;  
Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on  
11-13 Oct. 2000 Page(s):459 - 466  
[AbstractPlus](#) | Full Text: [PDF\(220 KB\)](#) IEEE CNF
- 10. **Evaluation of complexity and delay of arithmetic circuits as CMOS realizations**  
Preuber, T.B.; Swartzlander, E.E., Jr.;  
Signals, Systems and Computers, 2001. Conference Record of the Thirty-Fifth Asilome  
Volume 1, 4-7 Nov. 2001 Page(s):165 - 170 vol.1  
[AbstractPlus](#) | Full Text: [PDF\(316 KB\)](#) IEEE CNF
- 11. **An 8.5-ns 112-b transmission gate adder with a conflict-free bypass circuit**  
Sato, T.; Sakate, M.; Okada, H.; Sukemura, T.; Goto, G.;  
Solid-State Circuits, IEEE Journal of  
Volume 27, Issue 4, April 1992 Page(s):657 - 659  
[AbstractPlus](#) | Full Text: [PDF\(220 KB\)](#) IEEE JNL
- 12. **Performance comparison of asynchronous adders**  
Franklin, M.A.; Pan, T.;  
Advanced Research in Asynchronous Circuits and Systems, 1994., Proceedings of the  
Symposium on  
3-5 Nov. 1994 Page(s):117 - 125  
[AbstractPlus](#) | Full Text: [PDF\(776 KB\)](#) IEEE CNF
- 13. **Circuit/architecture for low-power high-performance 32-bit adder**  
Abu-Khater, I.S.; Bellaouar, A.; Elmasry, M.I.; Yan, R.H.;  
VLSI, 1995. Proceedings., Fifth Great Lakes Symposium on  
16-18 March 1995 Page(s):74 - 77  
[AbstractPlus](#) | Full Text: [PDF\(320 KB\)](#) IEEE CNF
- 14. **A 670 ps, 64 bit dynamic low-power adder design**  
Ramchan Woo; Se-Joong Lee; Hoi-Jun Yoo;  
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE Intern  
Symposium on  
Volume 1, 28-31 May 2000 Page(s):28 - 31 vol.1  
[AbstractPlus](#) | Full Text: [PDF\(264 KB\)](#) IEEE CNF
- 15. **Generalized earliest-first fast addition algorithm**  
Wen-Chang Yeh; Chein-Wei Jen;  
Computers, IEEE Transactions on  
Volume 52, Issue 10, Oct. 2003 Page(s):1233 - 1242  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1274 KB\)](#) IEEE JNL

16. **Design of a high performance 32×32-bit multiplier with a novel sign select Booth**  
Kiwon Choi; Minkyu Song;  
Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on  
Volume 2, 6-9 May 2001 Page(s):701 - 704 vol. 2  
[AbstractPlus](#) | Full Text: [PDF\(368 KB\)](#) IEEE CNF
17. **Design of a low power 54×54-bit multiplier based on a pass-transistor logic**  
Minkyu Song;  
Electronics, Circuits and Systems, 1998 IEEE International Conference on  
Volume 2, 7-10 Sept. 1998 Page(s):51 - 56 vol.2  
[AbstractPlus](#) | Full Text: [PDF\(408 KB\)](#) IEEE CNF
18. **A high-speed magnitude comparator with small transistor count**  
Shun-Wen Cheng;  
Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IE  
Conference on  
Volume 3, 14-17 Dec. 2003 Page(s):1168 - 1171 Vol.3  
[AbstractPlus](#) | Full Text: [PDF\(1358 KB\)](#) IEEE CNF
19. **A 4GHz 300mW 64b integer execution ALU with dual supply voltages in 90nm CM**  
Mathew, S.; Anders, M.; Bloechel, B.; Nguyen, T.; Krishnamurthy, R.; Borkar, S.;  
Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE  
15-19 Feb. 2004 Page(s):162 - 519 Vol.1  
[AbstractPlus](#) | Full Text: [PDF\(416 KB\)](#) | [Multimedia](#) IEEE CNF

Indexed by

[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE -

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	1219	708/700-714.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:21
L3	99	conditional and 2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:21
L4	76	3 and @ad<"20010928"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:22
L5	74	(group\$1 or block\$1) and 4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:56
L6	76	708/714.ccls. and @ad<"20010928"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:57
L7	49	6 not 5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:09
L8	75	"708"/\$.ccls. and @ad<"20010928" and (conditional.ti. or conditional. clm. or conditional.ab.) and adder\$1 and carry and sum	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:10
L9	49	8 not (7 or 5)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:10

L10	12	US-5327369-\$.DID. OR US-3993891-\$.DID. OR US-5701504-\$.DID. OR US-6269386-\$.DID. OR US-6496846-\$.DID. OR US-5257218-\$.DID.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:12
S1	2	"5327369".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:21